# Study of Electron Transport in Fullerene ( $C_{60}$ ) **Quantum Confined Channel Layer Based Field Effect Transistor**

Cyril Robinson Azariah John Chelliah<sup>1\$</sup>, Barbara Szymanik<sup>2</sup>, Rajesh Swaminathan<sup>1#\*</sup>

\$PhD scholar, \*Professor and Programme Coordinator <sup>1</sup>Department of Nanosciences and Technology, Karunya University, Coimbatore, India – 641114. <sup>2</sup>Professor, Department of Electrical and Computer Science Engineering, West Pomeranian University of Technology, Szczecin, Poland – 70 313. \*Corresponding Author: <a href="mailto:drsrajesh@karunya.edu">drsrajesh@karunya.edu</a>

Abstract— In this work, we modelled a simple n-channel Si Metal-Quantum confined layer-Semiconductor Field Effect Transistor (MOSFET), which resembles exactly as the conventional Si Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) where SiO2 dielectric layer is replaced with a wide band gap C<sub>60</sub> quantum confined layer of thickness 3nm and gold ( $\Psi$ =5.1eV) as metal contact. The capacitance and voltage characteristics at different temperatures from 100 K to 500 K and energy band gap are studied using Multi-dielectric Energy Band Diagram Program (MEBDP) simulation software, performed current-voltage transistor characteristics and analyzed the mobility of the charge carrier in the MQS sandwiched device structure using the Caughey-Thomas high saturation mobility model and the Lombardi surface mobility model. In these studies, we inferred a very low threshold voltage, when the donor concentration in the p-Si substrate is tuned between 1E16 to 1E17 cm<sup>-3</sup> and a saturated flow of nanoamperes range of charge carrier at a low gate potential is even possible.

Keywords— C<sub>60</sub>, quantum confined layer, Metal-Quantum Confined Layer-Semiconductor Field Effect Transistor (MQSFET), Multi-dielectric Energy Band Diagram Program (MEBDP), Capacitance-Voltage characteristics, Current-Voltage characteristics, Mobility modelling.

## I. INTRODUCTION

Gordon Moore prophesied that transistor built on a single die of the Si chip doubles every eighteen months [1, 2]. With respect to the Moore's law, the gate length of the MOSFET will eventually shrink to 5 nm by 2020 [3]. As the transistor feature size keeps decreasing, the enhancement in the VLSI MOSFET device models is essential so that the exact behavior of deep sub-micron and nanometer scaled MOSFETs can be defined with accuracy. When we keep miniaturizing the MOSFET, there is a reduction in charge transport (also known as carrier mobility) [4, 5]. The reduction in charge transport is the prime cause of drain current degradation. This reduces the switching speed of the device [6]. Hence, carrier mobility on the surface inversion has been of great interest in MOSFET can be studied using various mathematical modeling [7, 8]. In this work, we use Caughey-Thomas mobility (CTM) model and Lombardi surface mobility (LSM) model to study the charge mobility performance of the proposed C<sub>60</sub> quantum confined layer, a thin film of 3 nm thickness as gate dielectric layer.

CTM model helps to demonstrate a high field velocity scattering to an existing mobility models such as constant input mobility [9]. Above the ambient thermal energy, the charge carriers can gain energy, with an added input of the applied field. Thus, this gained energy can be able to transfer from the applied field to the lattice. This is due to the optical phonon emission. Field dependent mobility makes a problem which is already highly non-linear. It is hence important to use the continuation study extension to obtain convergence in the high field limit [10].

This model helps us to determine the electron  $(\mu_{n,ct})$  and hole  $(\mu_{\text{p,ct}})$  mobility by the following equations:

$$\mu_{n,ct} = \frac{\mu_{in,n}}{\left(1 + \left(\frac{\mu_{in,n} F_n}{v_{sat,n}}\right)^{\alpha_n}\right)^{1/\alpha_n}} \tag{1}$$

$$\alpha_n = \alpha_{0,n} \left( \frac{T}{T_{ref}} \right)^{\beta_{1,n}} \tag{2}$$

$$v_{sat,n} = v_{0,n} \left(\frac{T}{T_{ros}}\right)^{\beta_{2,n}} \tag{3}$$

$$v_{sat,n} = v_{0,n} \left(\frac{T}{T_{ref}}\right)^{\beta_{2,n}}$$

$$\mu_{p,ct} = \frac{\mu_{in,p}}{\left(1 + \left(\frac{\mu_{in,p} F_p}{v_{sat,p}}\right)^{\alpha_p}\right)^{1/\alpha_p}}$$

$$(3)$$

$$\alpha_p = \alpha_{0,p} \left( \frac{T}{T_{ref}} \right)^{\beta_{1,p}} \tag{5}$$

$$v_{sat,p} = v_{0,p} \left(\frac{T}{T_{ref}}\right)^{\beta_{2,p}} \tag{6}$$

T: the lattice temperature (K),

F<sub>n</sub> and F<sub>p</sub>: the driving forces for electrons & holes : component of the electric field parallel  $F_n = E_{\parallel,n}$ 

to the electron current

 $F_p = E_{\parallel,p}$ : component of the electric field parallel to the hole current

 $\mu_{in,n}$  and  $\mu_{in,p}$ : the electron and hole input mobility.  $v_{0,n}$  and  $v_{0,p}$ : the saturation velocities for electrons and holes (m/s)

All the other parameters used in the model are the material properties of Si [11-14, 30-31] (Refer Appendix).

The Lombardi surface mobility model is used for understanding the electron mobility in a simplified MOSFET (Metal Oxide Semiconductor Field Effect Transistor) [15]. We can compare the current density profile and total current flowing into the terminal with the constant mobility model. Especially in the thin inversion layer under the gate in MOSFETs, two factors have an important effect on the carrier mobility. They are the surface roughness and the surface acoustic phonons. This model adds interesting resultant effects with the surface scattering to the already existing Matthiessen's rule-based modeling [16]. The electron mobility  $(\mu_{n,lo})$  and hole mobility  $(\mu_{p,lo})$  are calculated by the following equations:

$$\frac{1}{\mu_{n,lo}} = \frac{1}{\mu_{in,n}} + \frac{1}{\mu_{ac,n}} + \frac{1}{\mu_{sr,n}} \tag{7}$$

$$\mu_{ac,n} = \frac{\mu_{1,n}}{\left(\frac{E_{1,n}}{E_{ref}}\right)} + \frac{\mu_{2,n} \left(\frac{N}{N_{ref}}\right)^{\beta_n}}{\left(\frac{E_{\perp,n}}{E_{ref}}\right)^{1/3} \left(\frac{T}{T_{ref}}\right)}$$
(8)

$$\mu_{sr,n} = \frac{\delta_n}{E_{1,n}^2} \tag{9}$$

$$\mu_{sr,n} = \frac{\delta_n}{E_{\perp,n}^2}$$

$$\frac{1}{\mu_{p,lo}} = \frac{1}{\mu_{in,p}} + \frac{1}{\mu_{ac,p}} + \frac{1}{\mu_{sr,p}}$$
(9)

$$\mu_{ac,p} = \frac{\mu_{1,p}}{\left(\frac{E_{1,p}}{E_{ref}}\right)} + \frac{\mu_{2,p} \left(\frac{N}{N_{ref}}\right)^{\beta_p}}{\left(\frac{E_{\perp,p}}{E_{ref}}\right)^{1/3} \left(\frac{T}{T_{ref}}\right)}$$
(11)

$$\mu_{sr,p} = \frac{\delta_p}{E_{\perp,p}^2} \tag{12}$$

$$N = N_a^- + N_d^+ (13)$$

T: the lattice temperature (K),

 $N_a^-$  and  $N_d^+$ : the ionized acceptor and concentration,

 $E_{n}$  &  $E_{n}$ : the component of the electric field perpendicular to the electron and hole current,

 $\mu_{in,n}$  and  $\mu_{in,p}$ : the electron and hole input mobility,

 $\delta_n$  and  $\delta_p$ : the delta coefficients for electrons and holes (V/s).

All other parameters in the model are the material properties of silicon. (Refer Appendix).

We choose buckminsterfullerene (C<sub>60</sub>), because of its excellent properties. It includes: wide bandgap, high dielectric properties, withstand high temperatures, possess great current density, fast switching speed and less onresistance. It is also an active element in n-channel field effect transistor, because of its very high electron mobility. [18, 19].

#### II. DEVICE THEORY AND MODELLING

As portrayed in figure 1, C<sub>60</sub> Quantum structure embedded thin film layer of thickness 3nm is deposited on the p-Si substrate [20-23]. The source and drain are the n-type Si. Au is used as gate metal. We characterized this MQS structure as a capacitor and a FET structure. Hence we analyzed the capacitance-voltage (CV) characteristics, current-voltage (IV) characteristics and charge transport behavior in different mobility models.




Fig.1: Proposed structure of MQSFET using 3nm C60 quantum confined layer

## A. Caughey-Thomas Mobility Model

In this model, we swept the drain to source voltage from 0 to 1 V, at no applied field (Vgs=0V). Sweeping the drain voltage creates an important electric field at the left side of the gate at the junction between the n-doped and pdoped regions. In order to ensure convergence of the linear model, a solver continuation parameter is used to rise up the electron and the hole driving forces (Fn and Fp) as the drain voltage is swept. Table 1 shows the CTM model parameters for Si [26,27].

Table.1: CTM model parameters for Si

Description	Value
Electron alpha coefficient	1.11
Hole alpha coefficient	1.21
Electron saturation velocity	1E7[cm/s]
Hole saturation velocity	8.37E6[cm/s]
Electron alpha exponent	0.66

Page | 120 www.ijaers.com

Hole alpha exponent	0.17
Electron velocity saturation exponent	-0.87
Hole velocity saturation exponent	-0.52
Reference temperature	300[K]

## B. Lombardi Surface Mobility Model

In this model, when the gate voltage of 1V is applied, the drain voltage is swept from 0V to 1V. We can observe an important perpendicular electric field to the flow of charges underneath the gate contact. In order to ensure convergence of the nonlinear model, a solver continuation parameter is used to rise up the electron and hole

perpendicular to the field ( $E_{\perp, n}$  and  $E_{\perp, p}$ ), as the drain voltage is swept [24, 25]. Table 2 shows the LSM model parameters for Si [26-29].

Table.2: LSM model parameters for Si

Description	Value	
Electron delta coefficient	5.82E14[V/s]	
Hole delta coefficient	2.05E14[V/s]	
Electron mobility reference	4.75E7[cm^2/(V*s)]	
Hole mobility reference	9.93E7[cm^2/(V*s)]	
Electron mobility reference	1.74E5[cm^2/(V*s)]	
Hole mobility reference	$8.84E5[cm^2/(V*s)]$	
Electron alpha coefficient	0.125	
Hole alpha coefficient	0.0317	
Reference temperature	1[K]	
Electric field reference	1[V/cm]	
Doping concentration reference	1[1/cm^3]	

### C. Other Parameters Used

The CTM model and the LSM model has the following parameters for the quantum confined layer  $C_{60}$ , as listed in Table 3.

*Table.3: Description of C*<sub>60</sub> *confined layer* 

Description	Value
Terminal name	3
Terminal type	Voltage
Voltage	Vgs
C <sub>60</sub> relative permittivity	4.5
C <sub>60</sub> layer thickness	tq = 3 [nm]
Au Metal work function	5.1 [V]

Table 4 shows the materials energy gap and dielectric constant values which are used in the modelling. The

fullerene  $C_{60}$  acts as a gate channel, an active element in this MQSFET.  $C_{60}$  possess a band dap of 1.9eV and a dielectric constant ( $\kappa$ ) of 4.5.

Table.4: Energy-gap (Eg) and dielectric constant (κ) of various materials

	Si	SiO <sub>2</sub>	C <sub>60</sub>
Band gap 'Eg' (eV)	1.12	9	1.9
Dielectric constant 'κ'	11.8	3.9	4.5

#### III. RESULTS AND DISCUSSIONS

Initially, we performed simulation for the Au/ $C_{60}$ /p-Si MQS structure using Multi-dielectric Energy Band Diagram Program (MEBDP) to study the energy band diagram of the proposed device, capacitance-voltage characteristics and CV at various temperatures. The flat band condition of the Au/ $C_{60}$ /p-Si MQS structure obtained at  $V_{fb}$  = -0.28V.




Fig.2: Threshold voltages at various log scale of donor concentrations.

Using MEBDP simulation software, we simulated the model. We inferred that the threshold voltage of this device can be tuned to our desirable value, as we keep decreasing the donor concentration of the p-Si substrate. As shown in figure 2, as the donor concentration of the p-Si substrate keeps increases, the threshold voltage of the device also increases.

The stack capacitance is calculated by sweeping the voltage from -5 to +5 V, at various temperatures 100 K to 500 K. The CV characteristics at various temperatures are shown in figure 3. From the CV characteristics, we study the accumulation, depletion and inversion occurrence in the device. As there is increase in temperature, the stack capacitance in the accumulation mode keeps increases. In the depletion region, there is a decrease in stack capacitance as the temperature increase and in the saturation region, there is a gradual increase in stack capacitance but lesser than the device capacitance, as the

temperature increases. The device can work efficiently even at higher temperatures around 500K.




Fig.3: Stack capacitance Vs Voltage (CV) characteristics of the Au/C<sub>60</sub>/p-Si MQS Capacitor at various temperatures.

Figure 4 shows the drain current versus gate voltage, for a fixed drain voltage of 10 mV simulated for the  $C_{60}$  quantum confined nanolayer based MQSFET. From this plot, we found out that the threshold voltage ( $V_{th}$ ) is approximately 0.8V. For a minimum drain voltage, the threshold voltage is little higher. For higher drain voltages, the threshold voltage will reduce below 0.8V. The switching of the device will be faster for higher drain voltages.




Fig.4: Drain current versus gate voltage at Vd = 0.01V of  $Au/C_{60}/p$ -Si MQSFET device.

Also for the quantum confined C<sub>60</sub> nanolayer MQSFET, the drain current and drain voltage characteristics simulated and the characteristics plot for various gate voltages at Vg ranges from 1 to 4V shown in figure 5. It is very clear from the plot that, a linear region is seen at the low voltages, a nonlinear region at the intermediate

voltages and saturation region at higher voltages. It is observed that a small current flow, when the gate voltage is very small and a maximum current flow saturated at the positive and greater gate voltages.




Fig.5: Drain current ( $I_d$ ) vs drain voltage ( $V_d$ ) characteristics of the Au/C<sub>60</sub>/p-Si MQSFET device.

## A. Caughey-Thomas mobility model:

Figure 6 shows the comparison of the terminal current for the constant mobility and Caughey-Thomas mobility of Au/C<sub>60</sub>/p-Si MQSFET device. The effect of the CTM on the solution is well seen. The comparison of the constant mobility (the driving forces are multiplied by 1E-6) and the CTM (Fn and Fp multiplied by 1) models shows a more pronounced saturation effect for this model. The current is lower and level off more rapidly due to the fact that the mobility decreases when the electric field is high.




Fig.6: Comparison of the terminal current for the constant mobility and Caughey-Thomas mobility of Au/C<sub>60</sub>/p-Si MQSFET device.

## B. Lombardi surface mobility model:

The effect of the Lombardi surface mobility model of the  $Au/C_{60}/p$ -Si MQSFET device is shown in figure 7, which

explains the comparison of the constant mobility (the perpendicular fields are multiplied by 1E-6) and the Lombardi surface mobility (E⊥,n and E⊥,p multiplied by 1) models shows a more pronounced saturation effect for the Lombardi surface mobility model than for the constant mobility model (without field dependent parameters).




Fig.7: Plot of terminal current for the constant mobility and surface mobility cases of Au/C<sub>60</sub>/p-Si MQSFET device. The current is inhibited when the surface mobility is active.

#### IV. CONCLUSIONS

Through the Caughey-Thomas mobility model, we studied that in  $C_{60}$  MQSFET, the current is lower and level off more rapidly due to the fact that the mobility decreases when the electric field is high. And the study from the Lombardi surface mobility model of  $C_{60}$  MQS FET explains that as a consequence of the inversion layer

generated by the applied potential on the gate contact and due to the presence of  $C_{60}$  quantum layer bonded with the surface of the semiconductor Si, the electron mobility is slightly smaller in the vicinity of the  $C_{60}$  gate junction. Hence,  $C_{60}$  quantum confined layer can be able to work well as a gate dielectric channel and behave well as a better replacement for Si channel, for a low power and can withstand a high temperature upto 500K in future device applications.

#### ACKNOWLEDGMENT

We extend our sincere thanks for laboratory facility and guidance in COMSOL Multiphysics at the Faculty of Electrical Engineering, West Pomeranian University of Technology, Szczecin, Poland and for research support at the Department of Nanosciences and Technology, Karunya University, Coimbatore, India.

## CONFLICT OF INTERESTS

The authors declare no conflict of interest.

## **AUTHOR CONTRIBUTIONS**

Cyril R. A. John Chelliah - performed the simulation experiments, analyzed the data and wrote the article; Barbara Szymanik – contribution in teaching simulation using COMSOL; Rajesh Swaminathan - leading the research project, contributed ideas and suggestions.

# SUPPLEMENTARY MATERIALS

Nanohub, Multidielectric Energy Band Diagram Program, COMSOL multiphysics.

## **APPENDIX**

Material properties of Silicon	Value	Unit
Relative permittivity	11.7	1
Electron lifetime, SRH	10[us]	S
Hole lifetime, SRH	10[us]	S
Band gap	1.12[V]	V
Electron affinity	4.05[V]	V
Effective density of states, valence band	(T/300[K])^(3/2)*1.04E19[1/cm^3]	1/m^3
Effective density of states, conduction band	(T/300[K])^(3/2)*2.8E19[1/cm^3]	1/m^3
Hole mobility	$500[cm^2/(V*s)]$	$m^2/(V*s)$
Electron delta coefficient	5.82E14[V/s]	V/s
Hole delta coefficient	2.05E14[V/s]	V/s
Electron mobility reference	$4.75E7[cm^2/(V*s)]$	$m^2/(V*s)$
Hole mobility reference	$9.93E7[cm^2/(V*s)]$	$m^2/(V*s)$
Electron mobility reference	$1.74E5[cm^2/(V*s)]$	$m^2/(V*s)$
Hole mobility reference	$8.84E5[cm^2/(V*s)]$	$m^2/(V*s)$
Electron alpha coefficient	0.125	1
Hole alpha coefficient	0.0317	1
Reference temperature	1[K]	K

[Vol-4, Issue-4, Apr- 2017] ISSN: 2349-6495(P) | 2456-1908(O)

Electric field reference	1[V/cm]	V/m
Doping concentration reference	1[1/cm^3]	1/m^3

#### REFERENCES

- [1] Moore, Gordon E. "Cramming More Components onto Integrated Circuits, Reprinted from Electronics, Volume 38, Number 8, April 19, 1965, pp.114 Ff." *IEEE Solid-State Circuits Newsletter* 20.3 (2006): 33–35.
- [2] Forever, Law. "Moore's Law Forever?" *Science* 773.2002 (2003): 3–4.
- [3] Iwai, H. "Roadmap for 22 Nm and beyond (Invited Paper)." *Microelectronic Engineering* 86.7-9 (2009): 1520–1528.
- [4] M. J. Sharifi and A. Adibi. "Semiconductor device simulation by a new method of solving Poisson, Laplace and Schrodinger equations", *International Journal of Engineering (IJE)*, Vol. 13, No. 1, (2000) 89.
- [5] Klaassen, D. B M. "A Unified Mobility Model for Device Simulation-II. Temperature Dependence of Carrier Mobility and Lifetime." *Solid State Electronics* 35.7 (1992): 961–967.
- [6] Pao, H.C., and C.T. Sah. "Effects of Diffusion Current on Characteristics of Metal-Oxide (insulator)-Semiconductor Transistors." Solid-State Electronics 9.10 (1966): 927–937.
- [7] Sallese, Jean Michel et al. "Inversion Charge Linearization in MOSFET Modeling and Rigorous Derivation of the EKV Compact Model." *Solid-State Electronics* 47.4 (2003): 677–683.
- [8] Wacker, Nicoleta et al. "Compact Modeling of CMOS Transistors under Variable Uniaxial Stress." Solid-State Electronics 57.1 (2011): 52–60.
- [9] Klaassen, D. B M. "A Unified Mobility Model for Device Simulation-I. Model Equations and Concentration Dependence." Solid State Electronics 35.7 (1992): 953–959.
- [10] Turin, Valentin O. "A Modified Transferred-Electron High-Field Mobility Model for C60 Devices Simulation." Solid-State Electronics 49.10 (2005): 1678–1682.
- [11] Chaudhry, Amit, and Sonu Sangwan. "Modeling of the Effect of Uniaxial Mechanical Strain on Drain Current and Threshold Voltage of an N-Type MOSFET." Solid-State Electronics 79 (2013): 133– 137.
- [12] Sun, Wookyung, and Hyungsoon Shin. "Optimization of Uniaxial Stress for High Electron Mobility on Biaxially-Strained N-MOSFETs." Solid-State Electronics 94 (2014): 23–27.

- [13] Tienda-Luna, I. M. et al. "An Analytical Mobility Model for Square Gate-All-Around MOSFETs." *Solid-State Electronics* 90 (2013): 18–22.
- [14] Canali, C. et al. "Electron and Hole Drift Velocity Measurements in Silicon and Their Empirical Relation to Electric Field and Temperature." *IEEE Transactions on Electron Devices* 22.11 (1975): 1045–1047.
- [15] Lombardi, C. et al. "A Physically Based Mobility Model for Numerical Simulation of Nonplanar Devices." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 7.11 (1988): 1164–1171.
- [16] Mannan, M. A., M. S. Anjan, and M. Z. Kabir. "Modeling of Current-Voltage Characteristics of Thin Film Solar Cells." *Solid-State Electronics* 63.1 (2011): 49–54.
- [17] Yu, Lam H., and Douglas Natelson. "The Kondo effect in C60 single-molecule transistors." Nano Letters 4, no. 1 (2004): 79-83.
- [18] Anthopoulos, Thomas D., Birendra Singh, Nenad Marjanovic, Niyazi S. Sariciftci, Alberto Montaigne Ramil, Helmut Sitter, Michael Cölle, and Dago M. de Leeuw. "High performance n-channel organic field-effect transistors and ring oscillators based on C 60 fullerene films." Applied Physics Letters 89, no. 21 (2006): 213504.
- [19] Chang, Hsuan-Chun, Chien Lu, Cheng-Liang Liu, and Wen-Chang Chen. "Single-Crystal C60 Needle/CuPc Nanoparticle Double Floating-Gate for Low-Voltage Organic Transistors Based Non-Volatile Memory Devices." Advanced Materials 27, no. 1 (2015): 27-33.
- [20] Fishchuk, I. I., Andriy Kadashchuk, S. V. Novikov, Mujeeb Ullah, Jan Genoe, N. S. Sariciftci, Helmut Sitter, and H. Bässler. "Origin of electric field dependence of the charge mobility and spatial energy correlations in C60-based field effect transistors." Molecular Crystals and Liquid Crystals 589, no. 1 (2014): 18-28.
- [21] Boubaker, A., B. Hafsi, K. Lmimouni, and A. Kalboussi. "A comparative TCAD simulations of a P-and N-type organic field effect transistors: field-dependent mobility, bulk and interface traps models." Journal of Materials Science: Materials in Electronics (2017): 1-10.
- [22] Lörtscher, Emanuel, Victor Geskin, Bernd Gotsmann, Jeppe Fock, Jakob Kryger Sørensen, Thomas Bjørnholm, Jérôme Cornil, Herre SJ van der Zant, and Heike Riel. "Molecular Electronics:

- Bonding and Electronic Transport Properties of Fullerene and Fullerene Derivatives in Break-Junction Geometries (Small 2/2013)." Small 9, no. 2 (2013): 332-332.
- [23] Cooling, N. A., E. F. Barnes, F. Almyahi, K. Feron, M. F. Al-Mudhaffer, A. Al-Ahmad, B. Vaughan et al. "A low-cost mixed fullerene acceptor blend for printed electronics." Journal of Materials Chemistry A 4, no. 26 (2016): 10274-10281.
- [24] Iñiguez, Benjamin et al. "Universal Compact Model for Long- and Short-Channel Thin-Film Transistors." *Solid-State Electronics* 52.3 (2008): 400–405.
- [25] Wacker, Nicoleta et al. "Compact Modeling of CMOS Transistors under Variable Uniaxial Stress." *Solid-State Electronics* 57.1 (2011): 52–60.
- [26] Ávila-Herrera, F. et al. "Compact Model for Short-Channel Symmetric Double-Gate Junctionless Transistors." Solid-State Electronics 111 (2015): 196–203.
- [27] Fell, Andreas et al. "Input Parameters for the Simulation of Silicon Solar Cells in 2014." *IEEE Journal of Photovoltaics* 5.4 (2015): 1250–1263.
- [28] Radziemska, E., and E. Klugmann. "Thermally Affected Parameters of the Current-Voltage Characteristics of Silicon Photocell." *Energy Conversion and Management* 43.14 (2002): 1889–1900.
- [29] Lovelace, D., J. Costa, and N. Camilleri. "Extracting Small-Signal Model Parameters of Silicon MOSFET\ntransistors." 1994 IEEE MTT-S International Microwave Symposium Digest (Cat. No.94CH3389-4) (1994): 865–868.
- [30] Vandooren, A. et al. "Impact of Process and Geometrical Parameters on the Electrical Characteristics of Vertical Nanowire Silicon N-TFETs." Solid-State Electronics 72 (2012): 82–87.
- [31] Southwick, Richard G., and William B. Knowlton. "Stacked Dual-Oxide MOS Energy Band Diagram Visual Representation Program (IRW Student Paper)." *IEEE Transactions on Device and Materials Reliability*. Vol. 6. N.p., (2006): 136–145.